

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
13 April 2017 (13.04.2017)

(10) International Publication Number  
**WO 2017/061544 A1**

(51) International Patent Classification:

H01L 21/822 (2006.01) H01L 27/088 (2006.01)  
H01L 21/8234 (2006.01) H01L 29/786 (2006.01)  
H01L 27/04 (2006.01) H01L 29/861 (2006.01)  
H01L 27/08 (2006.01) H01L 29/868 (2006.01)

(21) International Application Number:

PCT/JP2016/079797

(22) International Filing Date:

6 October 2016 (06.10.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2015-199200 7 October 2015 (07.10.2015)  
62/312804 24 March 2016 (24.03.2016)

JP  
US

(71) Applicant: INTER-UNIVERSITY RESEARCH INSTITUTE CORPORATION HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION [JP/JP]; 1-1, Oho, Tsukuba-shi, Ibaraki, 3050801 (JP).


(72) Inventors: KURACHI Ikuo; c/o Inter-University Research Institute Corporation High Energy Accelerator Research Organization 1-1, Oho, Tsukuba-shi, Ibaraki, 3050801 (JP). ARAI Yasuo; c/o Inter-University Research Institute Corporation High Energy Accelerator Research Organization 1-1, Oho, Tsukuba-shi, Ibaraki, 3050801 (JP). YAMADA Miho; c/o Inter-University Research Institute Corporation High Energy Accelerator Research Organization 1-1, Oho, Tsukuba-shi, Ibaraki, 3050801 (JP).

(74) Agent: NAKAGAWA Kunio; Tsukuba International Patent Office 1-7, Ninomiya 2-chome, Tsukuba-shi, Ibaraki, 3050051 (JP).

[Continued on next page]

(54) Title: RADIATION-DAMAGE-COMPENSATION-CIRCUIT AND SOI-MOSFET

(57) Abstract: The present invention provides a radiation-damage-compensation-circuit and a SOI-MOSFET that has high radiation resistance. The SOI-MOSFET has the radiation-damage-compensation-circuit to recover the characteristics of the SOI-MOSFET after X-ray irradiation.



WO 2017/061544 A1



**(81) Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

**(84) Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report (Art. 21(3))

## Description

### Title of Invention: RADIATION-DAMAGE-COMPENSATION-CIRCUIT AND SOI-MOSFET

#### Technical Field

[0001] The present invention relates to a radiation-damage-compensation-circuit and a SOI-MOSFET that has high radiation resistance.

#### Background Art

[0002] Cross-Reference

##### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based on and claims the benefit of priority of JP Application Serial No. 2015/199200, filed on October 7, 2015 and U.S. Patent Application Serial No. 62/312,804, filed on March 24, 2016, the entire contents of which are incorporated herein by reference.

“SOI” is the same as “silicon-on-insulator”. “MOSFET” is the same as “metal-oxide-semiconductor-field-effect-transistor”. The conventional MOSFET has a structure in which a MOSFET is fabricated on a silicon-substrate, as shown in Fig. 1. The MOSFET comprises a source, gate and drain on the silicon-substrate (1). The gate (1a) consists of a channel, SiO<sub>2</sub>-layer on the channel and gate-electrode (3) on the SiO<sub>2</sub>-layer. An assembly of the source, channel and drain is called a silicon-membrane (2). An assembly of the source, gate and drain is called a transistor (1b). “SOI-MOSFET” means a MOSFET fabricated with the SOI. The conventional SOI-MOSFET has a structure in which a MOSFET is fabricated with the SOI, as shown in Fig. 2. “Depletion” means a state in which carriers such as electrons or positive holes are absent in the gate. “Partial depletion” means a state in which depletion is partial. “Complete depletion” means a state in which depletion is complete.

[0003] Positive charge is generated in the BOX when exposed with X-ray radiation. The SOI-MOSFET is less radiation-resistant against appreciable amounts of X-ray irradiation because radiation-induced positive charge in the BOX has ill effects on the transistor characteristics.

[0004] In order to solve the above problems, several methods which apply negative voltage to a bottom of the silicon-substrate, a back-gate, have been presented (Patent Literatures 1-3).

[0005] The Patent Literature 1 discloses a method for setting voltage applied to the back-gate as a function of radiation-exposition times. As shown in Fig. 2, the conventional SOI-MOSFET has a thick BOX (4) buried in a very thick silicon-substrate (1). For example, the silicon-substrate (1) is  $\mu\text{m}$  thick and the BOX (4) is sub- $\mu\text{m}$  thick. This

causes secondary problems: a very large voltage for long periods of time is required for canceling the positive charge in the BOX; discontinuous or non-constant radiation makes the performance of the SOI-transistor instable, due to overhigh or overflow voltage. The conventional SOI-MOSFET may be destroyed due to such a large voltage for long periods of time. However, the method disclosed by the Patent Literature 1 cannot resolve the above problems. The positive charge in the BOX cannot be removed with ease by applying voltage to the back-gate.

[0006] The Patent Literature 2 discloses a SOI-MOSFET that is capable of inhibiting leak-current independently with the gate-control. However, the SOI-MOSFET is essentially less resistant against radiation-exposure due to no method to cancel radiation-induced positive charge.

[0007] The Patent Literature 3 discloses the SOI-MOSFET that is capable of increasing or decreasing a threshold voltage by using high bias-substrate-coefficient on stand-by or line.

[0008] The present invention differs from the Patent Literatures 1-3 in respect to the structure and function with each other, as follows.

1) The SOI-MOSFET disclosed in the Patent Literature 1 has no system to detect the radiation-induced positive charge. Contrary, the present invention has a structure that detects a voltage threshold shift due to the radiation-induced positive charge followed by application of voltage to cancel the radiation-induced positive charge.

2) The SOI-MOSFET disclosed in the Patent Literature 2 has a well-in-well including a p-well and a n-well. Contrary, the present invention has any one of p-well or n-well but does not have the both.

3) The SOI-MOSFET disclosed in the Patent Literature 2 installs a circuit connecting the well-in-well and the back-gate in order to inhibit leak-current in the gate of the MOSFET. Contrary, the present invention mounts a circuit connecting a gate, a voltage-source and a via that penetrates the BOX to lead a buried p-well, wherein a voltage of the voltage-source is applied to the buried p-well, negative electron of the buried p-well generates, electron-tunneling to the BOX takes place, and positive charge in the BOX is canceled with the negative electron.

4) The SOI-MOSFET disclosed in the Patent-Literature 3 is able to increase a threshold voltage but is not able to detect a voltage threshold shift. Contrary, the present invention has a structure that detects a voltage threshold shift due to the radiation-induced positive charge followed by application of voltage to cancel the radiation-induced positive charge.

## **Citation List**

### **Patent Literature**

- [0009] [Patent Literature 1] JP-A-2003-69031  
[Patent Literature 2] WO-A-2011-111754  
[Patent Literature 3] JP-A-2005-79127

### **Summary of Invention**

- [0010] As explained above, the conventional SOI-MOSFET cannot recover radiation damage by applying voltage to the back-gate, therefore, makes often malfunctions due to radiation-induced positive charge.

### **Technical Problem**

- [0011] An object of the present invention is, in view of the above described circumstances, to provide new radiation-damage-compensation-circuit and SOI-MOSFET that has high radiation-resistance.

### **Solution to Problem**

- [0012] The present invention provides a radiation-damage-compensation-circuit and a SOI-MOSFET that has a radiation-damage compensation-circuit generating enough negative voltage to cancel radiation-induced positive charge.

### **Advantageous Effects of the Invention**

- [0013] The present invention is able to detect a voltage threshold shift due to the radiation-induced positive charge and apply enough negative voltage to cancel the radiation-induced positive charge to the buried p-well through the radiation-damage compensation-circuit, therefore, is able to work stably semiconductor-devices such as an aerospace device and an X-ray-imaging sensor using the SOI-MOSFET even when meets with high dose or non-steady radiation with an application of adequate voltage. Under radiation, the radiation-induced positive charge is drown in the direction due to minus voltage applied on the buried p-well and resultantly characteristics of the SOI-MOSFET are few changed. Another is able to cancel radiation-induced positive charge in the BOX with the Fowler-Nordheim tunneling electron applied to the buried p-well through the radiation-damage compensation-circuit, therefore, is able to recover the characteristics of the SOI-MOSFET after the irradiation by applying a voltage of 5 MV/cm~10 MV/cm for several seconds or several minutes to the buried p-well.

### **Brief Description of Drawings**

- [0014] [fig. 1] Fig. 1 shows a structure of the conventional MOSFET.  
[fig. 2] Fig. 2 shows the conventional SOI-MOSFET.  
[fig. 3] Fig. 3 shows the characteristics of the conventional SOI-MOSFET before and after X-ray irradiation.  
[fig. 4] Fig. 4 shows a radiation-damage-compensation-circuit.  
[fig. 5] Fig. 5 shows a structure of the SOI-MOSFET (A).

[fig.6]Fig. 6 shows the characteristics of the SOI-MOSFET (A) before and after X-ray irradiation.

[fig.7]Fig. 7 shows a structure of the SOI-MOSFET (B).

[fig.8]Fig. 8 shows a structure of the SOI-MOSFET (C).

[fig.9]Fig. 9 shows a structure of the SOI-MOSFET (D).

[fig.10]Fig. 10 shows a working mechanism of the MOSFET (D).

[fig.11]Fig. 11 shows a structure of the SOI-MOSFET (E).

[fig.12]Fig. 12 shows a structure of the SOI-MOSFET (F).

[fig.13]Fig. 13 shows the characteristics of the SOI-MOSFET (F) before and after X-ray irradiation.

[fig.14]Fig. 14 shows the characteristics of the SOI-MOSFET with complete depletion before and after X-ray radiation.

[fig.15]Fig. 15 shows the characteristics of the SOI-MOSFET with complete depletion before and after reapplication of voltage.

[fig.16]Fig. 16 shows an application of the radiation-damage-compensation-circuit on a semiconductor device.

### **Description of Embodiments**

[0015] Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with accompanying drawings. Hereinafter, the present invention will be specially explained as an execution embodiment using the following drawings. It should be further understood by those skilled in the art that although the foregoing description has been made on embodiments of the invention, the invention is not limited thereto and various changes and modifications may be made without departing from the spirit of the invention and the scope of the appended claims.

#### **Reference 1**

[0016] Fig. 1 shows the conventional MOSFET. The conventional MOSFET comprises a silicon-substrate (1), a silicon-membrane (2) and a gate-electrode (3) on the silicon-substrate (1), as shown in Fig. 1. The silicon-membrane (2) comprises a source, a channel and a drain. The conventional MOSFET has no BOX, therefore, has no system to cancel radiation-induced positive charges.

#### **Reference 2**

[0017] Fig. 2 shows the conventional SOI-MOSFET. The conventional SOI-MOSFET comprises a silicon-substrate (1), BOX (4) above the silicon-substrate (1) and the silicon-membrane (2) and gate-electrode (3) above the silicon-membrane (2), as shown in Fig. 2. The conventional SOI-MOSFET has no system to cancel radiation-induced positive charge, therefore, is not available for an X-ray imaging sensor under X-ray ir-

radiation

### Control 1

[0018] The conventional SOI-MOSFET is irradiated with X-ray of 250 Gy. Radiation-damage of the SOI-MOSFET characteristics after the X-ray- irradiation can be evaluated with a behavior of gate-voltage vs. drain-current before and after the X-ray irradiation. The result is shown in Fig. 3. Generally, a threshold of the gate-voltage  $V_t$  is shifted to a lower voltage side after the irradiation. Before the irradiation, a threshold of a gate-voltage  $V_t$  is about 0.5 V (see curve-a). After the irradiation, the  $V_t$  is shifted to about -0.5 V (see curve-b).

### Example 1

[0019] Fig. 4 shows a radiation-damage-compensation-circuit that is fabricated with a MOSFET. The radiation-damage-compensation-circuit comprises a MOSFET-channel (10) to detect a voltage threshold shift due to a radiation-induced positive charge in the BOX (4), a path generating an external voltage under a control of the MOSFET-channel (10), a path applying a negative voltage corresponding to the voltage threshold shift to a current-source (7), a buried p-well (5) below the BOX (4), a path applying a negative charge of the current-source to the buried p-well (5) and a path diffusing the negative charge to the BOX (4). In this way, the radiation-damage compensation-circuit is able to cancel the radiation-induced positive charge with monitoring an amount of radiation-induced positive charge. The applied source voltage depends on the thickness of the BOX. When the BOX is thick, comparatively higher voltage is required. When the BOX is thin, comparatively lower voltage is required. Even when the BOX is thick, an application of high voltage is allowed because the buried p-well (5) is in the silicon-substrate (1). The current-source (7) may be replaced with electric resistance (7), which is a more convenient circuit.

[0020] All of the following SOI-MOSFET according to the present invention has the above radiation-damage compensation-circuit.

[0021] Fig. 5 shows a SOI-MOSFET having the radiation-damage compensation-circuit connecting the MOSFET-channel (10), an external voltage-source (12), a silicon-diffusion-layer (7), the buried p-well (5), the BOX (4). The MOSFET-channel (10) comprises a set of the n-well (5), the p-well (5) and the silicon-layer (6) that is fabricated with the SOI-MOSFET and connected with a wire (8) as detecting the voltage threshold shift due to the radiation-induced positive charge in the BOX (4). The wire (8) leads to the ground. Here, an assembly of the silicon-substrate (1), buried p-well (5), silicon-layer (6), ground (8) and connecting wire (9) corresponds to the SOI-MOSFET channel (10) in Fig. 4 and the silicon-diffusion-layer (7) corresponds to the current-source (7) in Fig. 4. A polysilicon may be used for the silicon diffusion-

layer (7). In Fig. 5, the silicon-substrate (1) is, for example, a n-type one. The buried p-well (5) is formed by doping a dopant such as boron of the III-family which has an opposite polarity to the n-type.

[0022] Fig. 6 shows the characteristics of the SOI-MOSFET (A) before and after the irradiation. A threshold  $V_t$  before the irradiation is about 0 V. After the irradiation, the  $V_t$  is shifted to a negative side. This shift is corresponding to the contribution of the radiation-induced positive charge. The radiation-induced positive charge is canceled by applying negative voltage corresponding to the threshold shift to the buried p-well. Experimentally, when a BOX is 200 nm thick and the irradiation is  $\sim 100$  kGy, the  $V_t$  is in the range -10  $\sim$  -15 V. Therefore, application of -15 V of the voltage source (12) to the buried p-well (5) performs complete recovery of the SOI-MOSFET characteristics.

### Example 2

[0023] Fig. 7 shows the SOI-MOSFET (B). The SOI-MOSFET (B) has an n-type as the silicon-substrate (1) and a well-in-well, the buried n- and p-wells (5) in the buried n-well (5) which is buried in the buried p-well (5). Therefore, it is not required to anchor the silicon-substrate (1) to the ground.

### Example 3

[0024] Fig. 8 shows the SOI-MOSFET (C). The SOI-MOSFET (C) is a p-type in which the silicon-substrate (1) is a p-type, the buried n-well (5) is in the p-typed silicon-substrate (5), the buried p-well (5) as a source and the buried n-well (5) as a drain are together in the buried n-well (5).

### Example 4

[0025] In recently years, a double SOI-MOSFET that has a structure in which an additional silicon-diffusion-layer is formed in the BOX has been presented (the Patent Literature 2). The double SOI-MOSFET is able to use the additional silicon-diffusion-layer as an electrode for shielding the top silicon-diffusion-layer and the under silicon-substrate, therefore, is able to suppress the crosstalk between the top silicon-diffusion-layer and the under silicon-substrate. However, the double SOI-MOSFET does not have good radiation-resistance as with the conventional SOI-MOSFET. Because, the radiation-induced positive charge is generated in the BOX including the middle silicon-diffusion-layer. To solve the problem, the SOI-MOSFET (D) as shown in Fig. 9 will be presented. The SOI-MOSFET (D) has a structure in which the middle silicon diffusion-layer (5) is formed inside the BOX, the middle silicon diffusion-layer is a [p+-p-p+] type, the buried n-well (5) is formed under the BOX, and the silicon-substrate (1) is a p-type. The top silicon diffusion-layer (6) and the middle buried n-well (5) in the BOX are together available as a gate-electrode. When using an n-typed silicon-substrate, the middle silicon diffusion layer (5) has to be a [n+-n-n+] type. The top



silicon diffusion layer (6) and the middle silicon diffusion layer (5) are connected together with wires (9) through electric contact, working as a single gate. Therefore, the SOI-MOSFET (D) is able to detect the radiation-induced positive charge.

[0026] Fig. 10 shows a working mechanism of the SOI-MOSFET (D).

10a: when the gate and the drain are diode-contacted with wires and a drain-voltage and a gate-voltage are together positive, upper and under parts of the channel are lying in the depletion state due to the field-effect. There is no current between the source and the drain, an off-state.

10b: when the gate-voltage and the drain-voltage are together minus voltage, the depletion state of the channel turns back due to the field-effect of the gate, followed by appearance of a semiconducting region with non-depletion state. A current passes from the drain to the source, an on-state.

10c: In the on-state, the channel merely works as a semiconducting resistance. Comparatively high voltage can be applied to even a thin silicon-diffusion-layer.

[0027] The SOI-MOSFET (D) before and after the irradiation shows a behavior of gate-voltage vs. drain-current similar to that in Fig. 6. After the irradiation, the  $V_t$  is shifted to a minus voltage side. By applying voltage corresponding to a shift of the  $V_t$  to the middle silicon-diffusion layer in the BOX, the characteristics of the SOI-MOSFET (D) after the irradiation can be recovered.

### **Example 5**

[0028] Fig. 11 shows a SOI-MOSFET (E) having the radiation-damage compensation-circuit connecting the MOSFET-channel (10), a transistor (1b), an external voltage-source, a via (13), the buried p-well (5), the BOX (4). The via (13), that is placed in the BOX (4) as penetrating the BOX (4), is a device connecting the gate and the p-well (5). After X-ray irradiation, a voltage of the external voltage-source (12) controlled by the MOSFET-channel (10) is applied to the gate, applied to the buried p-well (5) through the via (13), negative electron of the buried p-well diffuses in the BOX (4) and the negative electron cancels the radiation-induced positive charge. The buried p-well (5) of the SOI-MOSFET (E) may be replaced with a buried n-well.

### **Example 6**

[0029] The SOI-MOSFET with partial depression may be used for. A thickness of the SOI-membrane (2) is usually 100 nm or more.

### **Example 7**

[0030] The SOI-MOSFET with complete depression may be used for. A thickness of the SOI-membrane (2) is usually 100 nm or less.

### **Example 8**

[0031] Fig. 12 shows a SOI-MOSFET (F) having the radiation-damage compensation-circuit

connecting a transistor, an external voltage-source, a via, the buried p-well, the BOX. After the X-ray irradiation, a voltage of the external voltage-source (12) controlled by the transistor (1b) is applied to the buried p-well (5) through the via (13), negative electron of the buried p-well diffuses in the BOX (4) and the negative electron cancels the radiation-induced positive charge. Here, an external detector connected with a wire (9) is capable of detecting the voltage threshold shift due to the radiation-induced positive charge in the BOX in a similar way as the MOSFET-channel. The via (13) may be replaced with a wire leading to the buried p-well (5).

### **Example 9**

[0032] Fig. 13 shows the characteristics of the SOI-MOSFET (F) before and after the X-ray-irradiation of 250 Gy. A voltage of 140 V (7 MV/cm) is applied for 3 seconds. It is found that the characteristics are completely recovered to the same (curve-c) as the original state (curve-a) before irradiation by applying the voltage.

### **Example 10**

[0033] Fig. 14 shows the characteristics of the SOI-MOSFET with complete depletion before and after the X-ray-irradiation of 250 Gy. A voltage of 140 V is applied for 3 seconds. It is found that the characteristics are completely recovered to the same (curve-c) as the original state (curve-a) before the irradiation by applying the voltage, except for an increase of drain-current. The curve-c is a peculiar behavior of the SOI-MOSFET with complete depletion.

### **Example 11**

[0034] Fig. 15 shows the characteristics of the SOI-MOSFET with complete depletion before and after the X-ray-irradiation of 250 Gy. A voltage of 140 V is applied for 3 seconds, successively a voltage of -140 V for 3 seconds. It is found that the characteristics are completely recovered to the same (curve-c) as the original state (curve-a) before irradiation by applying the voltage, except for an increase of drain-current.

### **Example 12**

[0035] The SOI-MOSFET having the buried n-well instead of the buried p-well shows the same behavior as those of the SOI-MOSFET.

### **Example 13**

[0036] Fig. 16 shows a semiconductor-device that has the radiation-damage compensation-circuit (14). Due to X-ray, the semiconductor-device tends to accumulate the radiation-induced positive charge at the beneath (15) of their transistor (1b). The radiation-damage compensation-circuit (14) detects a voltage threshold shift due to the above charge and cancels the charge by applying an external voltage on the beneath (15).

### **Industrial Applicability**

[0037] The present invention relates to the radiation-damage-compensation-circuit, the SOI-

MOSFET with high radiation-resistance and the semiconductor devices requiring the radiation-resistance such as an aerospace device and an X-ray imaging sensor.

Therefore, the present invention is available for many radiation-resistant applications.


### **Reference Signs List**

- [0038] 1a gate  
1b transistor  
1 silicon-substrate  
2 silicon-membrane  
3 gate-electrode  
4 BOX  
5 buried p-well or buried n-well  
6 silicon layer  
7 current-source (silicon diffusion-layer)  
8 wire leading to the ground  
9 wire  
10 MOSFET (MOSFET-channel)  
11 SOI-MOSFET  
12 external voltage source  
13 via  
14 radiation-damage-compensation-circuit  
15 beneath of a transistor


## Claims

- [Claim 1] A radiation-damage-compensation-circuit fabricated with a SOI-MOSFET, comprising: a MOSFET-channel to detect a voltage threshold shift due to a radiation-induced positive charge in the BOX; a path generating an external voltage under a control of the MOSFET-channel, applying a negative voltage corresponding to the voltage threshold shift to a current-source and applying a negative charge of the current-source to a buried p-well below the BOX.
- [Claim 2] A SOI-MOSFET, having the radiation-damage-compensation-circuit according to claim 1, connecting the MOSFET-channel, an external voltage-source, a silicon-diffusion-layer, the buried p-well and the BOX.
- [Claim 3] A SOI-MOSFET, having the radiation-damage-compensation-circuit according to claim 1, connecting the MOSFET-channel, a transistor, an external voltage-source, a via, the buried p-well and the BOX.
- [Claim 4] A SOI-MOSFET, having the radiation-damage-compensation-circuit according to claim 1, connecting a transistor, an external voltage-source, a via, the buried p-well and the BOX.
- [Claim 5] The SOI-MOSFET according to anyone of claims 2 to 4, having a buried n-well replaced with the buried p-well.
- [Claim 6] The SOI-MOSFET according to anyone of claims 2 to 4, having a partially or completely depletion.
- [Claim 7] The radiation-damage-compensation-circuit according to claim 1, for use to cancel a radiation-induced positive charge of a semiconductor-device requiring radiation resistance, said the radiation-damage-compensation-circuit being able to cancel the radiation-induced-positive-charge by applying an external voltage on the beneath of a transistor of the semiconductor-device.


[Fig. 1]




[Fig. 2]



[Fig. 3]




[Fig. 4]







[Fig. 5]




[Fig. 6]




[Fig. 7]




[Fig. 8]




[Fig. 9]




[Fig. 10]



[Fig. 11]




[Fig. 12]







[Fig. 13]




[Fig. 14]



[Fig. 15]





[Fig. 16]



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2016/079797

A. CLASSIFICATION OF SUBJECT MATTER		
Int.Cl. See extra sheet		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Int.Cl. H01L21/822, H01L21/8234, H01L27/04, H01L27/08, H01L27/088, H01L29/786, H01L29/861, H01L29/868		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Published examined utility model applications of Japan 1922-1996 Published unexamined utility model applications of Japan 1971-2016 Registered utility model specifications of Japan 1996-2016 Published registered utility model applications of Japan 1994-2016		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2003-069031 A (MITSUBISHI DENKI KABUSHIKI KAISHA) 2003.03.07, & US 2003/0042543 A1 & DE 10238308 A1 & TW 552713 B & KR 10-2003-0019855 A & CN 1402359 A	1-7
A	JP 2008-172238 A (INTERNATIONAL BUSINESS MACHINES CORPORATION) 2008.07.24, & US 2008/0169518 A1 & CN 101226923 A	1-7
A	WO 2011/111754 A1 (INTER-UNIVERSITY RESEARCH INSTITUTE CORPORATION HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION) 2011.09.15, & JP 5721147 B & US 2013/0043537 A1 & CN 102792444 A	1-7
 Further documents are listed in the continuation of Box C.  See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search	Date of mailing of the international search report	
29.11.2016	06.12.2016	
Name and mailing address of the ISA/JP	Authorized officer	5F 3125
<b>Japan Patent Office</b>	TSUTOMU UTAGAWA	
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan	Telephone No. +81-3-3581-1101 Ext. 3516	

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/JP2016/079797

CLASSIFICATION OF SUBJECT MATTER

H01L21/822(2006.01) i, H01L21/8234(2006.01) i, H01L27/04(2006.01) i,  
H01L27/08(2006.01) i, H01L27/088(2006.01) i, H01L29/786(2006.01) i,  
H01L29/861(2006.01) i, H01L29/868(2006.01) i