TOP > クイック検索 > 外国特許検索 > Memory circuit provided with bistable circuit and non-volatile element

Memory circuit provided with bistable circuit and non-volatile element NEW

外国特許コード F170009249
整理番号 AF15-02EP2
掲載日 2017年10月5日
出願国 欧州特許庁(EPO)
出願番号 17151073
公報番号 3174061
出願日 平成25年2月19日(2013.2.19)
公報発行日 平成29年5月31日(2017.5.31)
優先権データ
  • 特願2012-114989 (2012.5.18) JP
  • 2013EP-0791129 (2013.2.19) EP
発明の名称 (英語) Memory circuit provided with bistable circuit and non-volatile element NEW
発明の概要(英語) (EP3174061)
A memory circuit comprising: a bistable circuit (30) configured to write data; a nonvolatile element (MTJ1, MTJ2) configured to store data written in the bistable circuit (30) in a nonvolatile manner and restore data stored in a nonvolatile manner into the bistable circuit (30) by changing a resistance value with a current flowing between one end and the other end, the nonvolatile element (MTJ1, MTJ2) having the one end connected to a node (Q, QB) in the bistable circuit (30) and the other end connected to a control line (CTRL); an FET (m7, m8) having a source and a drain connected in series to the nonvolatile element (MTJ1, MTJ2) between the node (Q, QB) and the control line (CNTL); and a control unit (85) configured to make a voltage (SR) to be applied to a gate of the FET (m7, m8) during a period to restore data stored in the nonvolatile element (MTJ1, MTJ2) in a nonvolatile manner into the bistable circuit (30) lower than a supply voltage to be applied to the bistable circuit (30) during a period to write data into and read data from the bistable circuit (30) in a volatile manner.
特許請求の範囲(英語) [claim1]
1. A memory circuit comprising: a bistable circuit (30) configured to write data; a nonvolatile element (MTJ1, MTJ2) configured to store data written in the bistable circuit (30) in a nonvolatile manner and restore data stored in a nonvolatile manner into the bistable circuit (30) by changing a resistance value with a current flowing between one end and the other end, the nonvolatile element (MTJ1, MTJ2) having the one end connected to a node (Q, QB) in the bistable circuit (30) and the other end connected to a control line (CTRL); an FET (m7, m8) having a source and a drain connected in series to the nonvolatile element (MTJ1, MTJ2) between the node (Q, QB) and the control line (CNTL); and a control unit (85) configured to make a voltage (SR) to be applied to a gate of the FET (m7, m8) during a period to restore data stored in the nonvolatile element (MTJ1, MTJ2) in a nonvolatile manner into the bistable circuit (30) lower than a supply voltage to be applied to the bistable circuit (30) during a period to write data into and read data from the bistable circuit (30) in a volatile manner.
[claim2]
2. The memory circuit according to claim 1, wherein the control unit (85) makes the voltage (SR) to be applied to the gate during a period to store data written in the bistable circuit (30) into the nonvolatile element (MTJ1,MTJ2) in a nonvolatile manner lower than the supply voltage.
[claim3]
3. The memory circuit according to claim 1 or 2, wherein the control unit (85) makes the highest voltage to be applied to the control unit (85) during a period to store data written in the bistable circuit (30) into the nonvolatile element (MTJ1, MTJ2) in a nonvolatile manner lower than the supply voltage.
  • 出願人(英語)
  • JAPAN SCIENCE AND TECHNOLOGY AGENCY
  • 発明者(英語)
  • SHUTO YUSUKE
  • YAMAMOTO SHUICHIRO
  • SUGAHARA SATOSHI
国際特許分類(IPC)
指定国 (EP3174061)
Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
参考情報 (研究プロジェクト等) CREST Research of Innovative Material and Process for Creation of Next-generation Electronics Devices AREA
ライセンスをご希望の方、特許の内容に興味を持たれた方は、問合せボタンを押してください。

PAGE TOP

close
close
close
close
close
close