Electronic circuit with different hysteresis in two operation modes
| Foreign code | F200010269 |
|---|---|
| File No. | J1013-04EP3 |
| Posted date | Nov 9, 2020 |
| Country | EPO |
| Application number | 19216540 |
| Gazette No. | 3644506 |
| Date of filing | Mar 24, 2016 |
| Gazette Date | Apr 29, 2020 |
| International application number | JP2016059453 |
| International publication number | WO2016158691 |
| Date of international filing | Mar 24, 2016 |
| Date of international publication | Oct 6, 2016 |
| Priority data |
|
| Title | Electronic circuit with different hysteresis in two operation modes |
| Abstract | Provided is an electronic circuit including: a bistable circuit connected between a positive power source and a negative power source that are supplied with power-supply voltages, the bistable circuit including a first inverter and a second inverter connected in a loop, the first inverter and the second inverter being inverter circuits configured to switch between a first mode and a second mode; a control circuit 20 configured to output a first signal and a second signal to the inverter circuits, the fist signal setting the inverter circuits in the first mode, the second signal setting the inverter circuits in the second mode; and a power-supply circuit 30 configured to supply a first voltage as the power-supply voltage while the inverter circuits are in the first mode, and supply a second voltage higher than the first voltage as the power-supply voltage while the inverter circuits are in the second mode, wherein the first mode is a mode that exhibits hysteresis in a transfer characteristic and the second mode is a mode that exhibits no hysteresis in a transfer characteristic, and/or the first mode is a mode of which the transfer characteristic is steeper than the transfer characteristic of the second mode. |
| Outline of related art and contending technology |
BACKGROUND ART A power gating (PG) technology has been proposed as a technology to reduce the power consumption of integrated circuits such as complementary metal oxide semiconductor (CMOS) integrated circuits and the like. One of the challenges in the power gating technology is retaining information at the time of power shut-down. To retain information at the time of power shut-down, using a non-volatile circuit such as a non-volatile memory for a memory circuit has been studied (Patent Document1). A low-voltage driving technique has been also studied to reduce the power consumption of the integrated circuit. |
| Scope of claims |
[claim1] 1. An electronic circuit characterized by comprising: a bistable circuit (40) connected between a first power source supplied with a first power-supply voltage and a second power source supplied with a second power-supply voltage lower than the first power-supply voltage, the bistable circuit (40) including: a first inverter (10a) and a second inverter (10b) that form a loop; and a switch (44) that turns on and off in synchronization with a clock signal (C, CB) and is located in the loop; a clock supply circuit (46) configured to supply the clock signal (C, CB) to the switch (44); and a power-supply circuit configured to supply a first voltage as [[the]] a power-supply voltage, which is a difference between the first power-supply voltage and the second power-supply voltage, while the clock supply circuit (46) is not supplying the clock signal (C,CB), and supply a second voltage higher than the first voltage as the power-supply voltage while the clock supply circuit (46) is supplying the clock signal (C, CB). |
|
|
|
|
| IPC(International Patent Classification) |
|
| Specified countries | Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
※
Please contact us by E-mail or facsimile if you have any interests on this patent.
Contact Information for " Electronic circuit with different hysteresis in two operation modes "
- Japan Science and Technology Agency Department of Intellectual Property Management
- URL: http://www.jst.go.jp/chizai/
-
E-mail:
- Address: 5-3, Yonbancho, Chiyoda-ku, Tokyo, Japan , 102-8666
- Fax: 81-3-5214-8476
※ It is possible to retrieve in J-STORE by the same key word. → Retrieval result of J-STORE
