Superconducting composite quantum computing circuits
| 外国特許コード | F210010337 |
|---|---|
| 整理番号 | E128P04TW |
| 掲載日 | 2021年2月2日 |
| 出願国 | 台湾 |
| 出願番号 | 108139578 |
| 公報番号 | I705587 |
| 出願日 | 令和元年10月31日(2019.10.31) |
| 公報発行日 | 令和2年9月21日(2020.9.21) |
| 発明の名称 （英語） |
Superconducting composite quantum computing circuits
|
| 発明の概要（英語） | The superconducting composite quantum calculation circuit has: a circuit substrate, a wiring pattern having circuit elements comprising quantum bits and observation electrodes for observing the state of quantum bits on the surface of the substrate, and a ground pattern as ground potential, a ground pattern to be formed on a 1 th face in the surface of the substrate, and a through electrode; a ground pattern formed on a 2 th face opposite to the 1 th face connected inside the substrate. The 1 th ground electrode, has a 1 th contact portion in contact with a ground pattern formed on the 1 th face of the circuit substrate, and a 1 th non-contact portion; th 2 th ground electrode, has a 2 th contact portion in contact with a ground pattern formed on the 2 th face of the circuit substrate. A control signal line provided with a contact spring pin at a front end, the contact spring pin is a contact position corresponding to a quantum bit, and pushes the 1 th face of the circuit substrate against the 1 th ground electrode, or pushes the 2 th face of the circuit substrate against the 2 th ground electrode; imparting potential member, pushes the 1 th ground electrode against the 1 th face of the circuit substrate, or pushes the 2 th ground electrode against the 2 th face of the circuit substrate; The 1 th ground electrode is in contact with the ground pattern through the 1 th extension, The 1 th extension is formed by a superconductor having a ductility higher than that of the ground pattern; th 2 th ground electrode is in contact with the ground pattern through the 2 th extension, th 2 th extension is formed by a superconductor having a ductility higher than that of the ground pattern. |
| 特許請求の範囲（英語） |
[claim1] 1. A superconducting composite quantum calculation circuit, having a: circuit substrate, having a wiring pattern formed on a surface of the substrate with circuit elements comprising quantum bits and observation electrodes observing the state of said quantum bits, and a ground potential, i. e., a ground pattern, and having through electrodes, said through electrodes being to be formed on a 1 th face of said substrate surface, and said ground pattern being formed on an opposite face of said 1 th face, a 2 th face, The 1 th ground electrode, is provided with a 1 th contact portion in contact with the aforementioned ground pattern formed at the aforementioned 1 th face of the circuit substrate, and a 1 th non-contact portion in shape corresponding to the shape of the aforementioned wiring pattern formed at the aforementioned 1 th face; th ground electrode, is provided with a 2 th contact portion in contact with the aforementioned ground pattern formed at the aforementioned 2 th face of the circuit substrate; The control signal line, is provided with a contact spring pin at the front end, the aforementioned contact spring pin is a contact position corresponding to the aforementioned quantum bit element, and pushes the aforementioned circuit substrate up, or pushes the aforementioned circuit substrate down; and energizes the potential member, pushes the aforementioned 1 th ground electrode on the aforementioned 1 th face of the aforementioned circuit substrate, or pushes the aforementioned 2 th ground electrode on the aforementioned 2 th face of the aforementioned circuit substrate, The aforementioned 1 th ground electrode is in contact with the aforementioned ground pattern through the 1 th extension, the aforementioned 1 th extension is formed by a superconductor having a ductility higher than that of the aforementioned ground pattern, the aforementioned 2 th ground electrode is in contact with the aforementioned ground pattern through the 2 th extension, the aforementioned 2 th extension is formed by a superconductor having a ductility higher than that of the aforementioned ground pattern. [claim2] 2. The superconducting composite quantum computing circuit of claim 1, wherein said quantum bit comprises: th electrode, and ground has a 1 th coupling capacitance; and 2 electrode, and ground has a 2 th coupling capacitance greater than said 1 th coupling capacitance, and is connected to said 1 th electrode by Joseph Son bonding. [claim3] 3. The superconducting composite quantum calculation circuit, of claim 2 wherein said circuit substrate has a center electrode, a surrounding electrode surrounding said center electrode, and a connecting electrode connecting said center electrode to said surrounding electrode at a quantum bit corresponding position, said quantum bit corresponding position being a position in said 2 th plane corresponding to said quantum bit included in said distribution pattern formed in said 1 th plane. [claim4] 4. The superconducting composite quantum computing circuit as claimed in any one of claims 1 to 3, wherein said control signal line is at a position corresponding to a position of said quantum bit contained in said distribution pattern formed in said 1 th plane, disposed inside said 1 th ground electrode having said 1 th non-contact portion, Or at a position corresponding to the corresponding position of the qubit, disposed inside the 2 th non-contact portion of the aforementioned 2 th grounded electrode, and supplying a control signal to the aforementioned qubit, the aforementioned qubit corresponding position is the aforementioned position in the 2 th plane corresponding to the aforementioned qubit contained in the aforementioned wiring pattern formed at the aforementioned 1 th plane. [claim5] 5. The superconducting composite quantum computing circuit, of claim 4 wherein the width and height of said 1 th contactless portion and said 2 th contactless portion are smaller dimensions than the wavelength of said control signal. [claim6] 6. The superconducting composite quantum computing circuit, of claim 5 wherein the frequency band of said control signal is a microwave frequency band. |
|
|
|
|
| 国際特許分類(IPC) |
|
| 参考情報 （研究プロジェクト等） | ERATO NAKAMURA Macroscopic Quantum Machines AREA |
※
ライセンスをご希望の方、特許の内容に興味を持たれた方は、問合せボタンを押してください。
『 Superconducting composite quantum computing circuits 』に関するお問合せ
- 国立研究開発法人科学技術振興機構（ＪＳＴ） 知的財産マネジメント推進部
- URL: http://www.jst.go.jp/chizai/
-
E-mail:
- Address: 〒102-8666 東京都千代田区四番町5-3
- TEL: 03-5214-8293
- FAX: 03-5214-8476
※ 同じキーワードでJ-STORE内を検索することが出来ます。→ J-STORE内を検索
